

TS391/A/B/C

LINEAR INTEGRATED CIRCUIT

LOW POWER SINGLE VOLTAGE COMPARATOR

■ DESCRIPTION

The UTC **TS391/A/B/C** consists of a low power voltage comparator designed specifically to operate from a single supply over a wide range of voltages. Operation from split power supplies is also possible.


This comparator also has a unique characteristic in that the input common-mode voltage range includes ground even though operated from a single power supply voltage.

■ FEATURES

- * Wide single supply voltage range or dual supplies +2V~+36V or $\pm 1V \sim \pm 18V$
- * Very low supply current (0.2mA) independent of supply voltage (1mW /comparator at +5V)
- * Low input bias current: 25nA typ.
- * Low input offset current: $\pm 5nA$ typ.
- * Low input offset voltage: $\pm 1mV$ typ
- * Input common-mode voltage range includes ground.
- * Low output saturation voltage: 250mV typ.($I_{OUT}=4mA$).
- * Differential input voltage range equal to the supply voltage.
- * TTL, DTL, ECL, CMOS Compatible outputs.

■ ORDERING INFORMATION

Ordering Number		Package	Packing
Lead Free	Halogen Free		
TS391L-AF5-R	TS391G-AF5-R	SOT-25	Tape Reel
TS391AL-AF5-R	TS391AG-AF5-R	SOT-25	Tape Reel
TS391BL-AF5-R	TS391BG-AF5-R	SOT-25	Tape Reel
TS391CL-AF5-R	TS391CG-AF5-R	SOT-25	Tape Reel
TS391L-AL5-R	TS391G-AL5-R	SOT-353	Tape Reel
TS391AL-AL5-R	TS391AG-AL5-R	SOT-353	Tape Reel
TS391BL-AL5-R	TS391BG-AL5-R	SOT-353	Tape Reel
TS391CL-AL5-R	TS391CG-AL5-R	SOT-353	Tape Reel

TS391G-AF5-R 	(1)Packing Type (2)Package Type (3)Green Package	(1) R: Tape Reel (2) AF5: SOT-25, AL5: SOT-353 (3) G: Halogen Free and Lead Free, L: Lead Free
---	--	--

■ MARKING

TS391 1 2 3 5 4	TS391A 1 2 3 5 4
TS391B 1 2 3 5 4	TS391C 1 2 3 5 4

L: Lead Free
G: Halogen Free


L: Lead Free
G: Halogen Free

L: Lead Free
G: Halogen Free

■ PIN CONNECTIONS (top view)

TS391 1 2 3 5 4	TS391A 1 2 3 5 4
TS391B 1 2 3 5 4	TS391C 1 2 3 5 4

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V _{CC}	±18 or 36	V
Differential Input Voltage	V _{I(DIFF)}	±36	V
Input Voltage	V _{IN}	-0.3 ~ +36	V
Output Short-Circuit to Ground (Note 2)		Infinite	
Power Dissipation	P _D	500	mW
Junction Temperature	T _J	150	°C
Operating Temperature	T _{OPR}	-40 ~ +125	°C
Storage Temperature	T _{STG}	-65 ~ +150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. Short-circuit from the output to V_{CC} can cause excessive heating and eventual destruction. The maximum output current is approximately 20mA, independent of the magnitude of V_{CC}.

■ THARMAL DATA (T_J=150°C, T_A=25°C)

PARAMETER	SYMBOL	RATING	UNIT
Junction to Ambient	θ _{JA}	250	°C/W

■ ELECTRICAL CHARACTERISTICS

(V_{CC}=5.0V, All voltage referenced to GND, T_A=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Offset Voltage (Note 1)	V _{I(OFF)}	T _A =+25°C		1	5	mV
		T _{MIN} ≤ T _A ≤ T _{MAX}			9	mV
Differential Input Voltage (Note 4)	V _{I(DIFF)}				V _{CC}	V
Large Signal Voltage Gain	G _V	V _{CC} =15V, R _L =15k, V _{OUT} =1~ 11V	50	200		V/mV
Input Common Mode Voltage Range (Note 3)	V _{I(CM)}	T _A =+25°C	0		V _{CC} -1.5	V
		T _{MIN} ≤ T _A ≤ T _{MAX}	0		V _{CC} -2	V
Low Level Output Voltage	V _{OL}	V _{I(DIFF)} =1V, T _A =+25°C		250	400	mV
		V _{CC} = V _{OUT} = 30V T _{MIN} ≤ T _A ≤ T _{MAX}			700	mV
Input Bias Current (Note 2)	I _{I(BIAS)}	T _A =+25°C		25	250	nA
		T _{MIN} ≤ T _A ≤ T _{MAX}			400	nA
Input Offset Current	I _{I(OFF)}	T _A =+25°C		5	50	nA
		T _{MIN} ≤ T _A ≤ T _{MAX}			150	nA
Supply Current	I _{CC}	V _{CC} =5V, no load		0.2	0.5	mA
		V _{CC} =30V, no load		0.5	1.25	mA
Output sink current	I _{SINK}	V _{I(DIFF)} =-1V, V _{OUT} = 1.5V	6	16		mA
High Level Output Current	I _{OH}	V _{I(DIFF)} =1V, T _A =+25°C		0.1		nA
		V _{CC} = V _{OUT} = 30V T _{MIN} ≤ T _A ≤ T _{MAX}			1	μA
Response Time	t _R	R _L =5.1kΩ to V _{CC} (Note 5)		1.3		μs
Large Signal Response Time	t _{REL}	V _{IN} =TTL, V _{REF} =+1.4V, R _L =5.1KΩ~ V _{CC}		300		ns

Notes: 1. At output switch point, V_O=1.4V, R_S=0Ω with V_{CC} from 5V ~ 30V and over the full input common-mode range (0V ~ V_{CC} 1.5V).

2. The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output, so no loading charge exists on the reference or input lines.






3. The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V_{CC} -1.5V, but either or both inputs can go to +30V without damage.

4. Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range the comparator will provide a proper output state.

The low input voltage state must not be less than -0.3V (or 0.3V below the negative power supply, if used).

5. The response time specified is for a 100mV input step with 5mV overdrive. For larger overdrive signals 300ns can be obtained.

■ TYPICAL CHARACTERISTICS



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

