



## ULSF010X

CMOS IC

### ULSF010X 1/2/8 CHANNEL AUTO-BIDIRECTIONAL MULTI-VOLTAGE LEVEL TRANSLATOR FOR OPEN-DRAIN APPLICATION


#### ■ DESCRIPTION

The UTC **ULSF010X** family supports up to 100MHz up translation and greater than 100MHz down translation at  $\leq 30\text{pF}$  cap load and up to 40MHz up/down translation at  $50\text{pF}$  cap load which allows the UTC **ULSF010X** family to support more consumer or telecom interfaces (MDIO or SDIO). The UTC **ULSF010X** family has bidirectional voltage translation without the need for DIR pin which minimizes system effort (for PM Bus, I<sup>2</sup>C, or SM Bus).

The UTC **ULSF010X** family supports 5V tolerance on I/O port which makes it compatible with TTL levels in industrial and telecom applications. The UTC **ULSF010X** family is able to setup different voltage translation levels on each channel which makes it very flexible.

#### ■ FEATURES

- \* Provides bidirectional voltage translation with no direction pin
- \* Supports up to 100MHz up translation and greater than 100MHz down translation at  $\leq 30\text{pF}$  cap load and up to 40MHz up/down translation at  $50\text{pF}$  cap load.
- \* Allow bidirectional voltage level translation between
  - $0.95\text{V} \leftrightarrow 1.8/2.5/3.3/5\text{V}$
  - $1.2\text{V} \leftrightarrow 1.8/2.5/3.3/5\text{V}$
  - $1.8\text{V} \leftrightarrow 2.5/3.3/5\text{V}$
  - $2.5\text{V} \leftrightarrow 3.3/5\text{V}$
  - $3.3\text{V} \leftrightarrow 5\text{V}$
- \* Low standby current
- \* 5V tolerance I/O port to support TTL
- \* Low  $R_{\text{ON}}$  provides less signal distortion
- \* High-Impedance I/O pins for EN=Low



## ORDERING INFORMATION

Ordering Number		Package	Packing
Lead Free	Halogen Free		
ULSF0101L-AG6-R	ULSF0101G-AG6-R	SOT-26	Tape Reel
ULSF0102L-S08-R	ULSF0102G-S08-R	SOP-8	Tape Reel
ULSF0102L-SM1-R	ULSF0102G-SM1-R	MSOP-8	Tape Reel
ULSF0102L-CK08-2030-R	ULSF0102G-CK08-2030-R	CDFN2030-8	Tape Reel
ULSF0102AL-SM1-R	ULSF0102AG-SM1-R	MSOP-8	Tape Reel
ULSF0102AL-CK08-2030-R	ULSF0102AG-CK08-2030-R	CDFN2030-8	Tape Reel
ULSF0102AL-KAD-R	ULSF0102AG-KAD-R	X2DFN1410-8	Tape Reel
ULSF0108L-P20-R	ULSF0108G-P20-R	TSSOP-20	Tape Reel


<p>ULSF010XAG-CK08-2030-R</p> <p>(1) Packing Type (2) Package Type (3) Green Package (4) <math>t_{PLH}</math>, <math>t_{PHL}</math></p>	<p>(1) R: Tape Reel (2) AG6: SOT-26, S08: SOP-8, SM1: MSOP-8 P20: TSSOP-20, CK08-2030: CDFN2030-8 KAD: X2DFN1410-8 (3) G: Halogen Free and Lead Free, L: Lead Free (4) Refer to SWITCHING CHARACTERISTICS</p>
---	---

## MARKING

SOT-26	SOP-8
<p>L: Lead Free G: Halogen Free</p>	<p>Date Code L: Lead Free G: Halogen Free Lot Code</p>
TSSOP-20	-
<p>Date Code L: Lead Free G: Halogen Free Lot Code</p>	-

PACKAGE	ULSF0102	ULSF0102A
MSOP-8	<p>Date Code L: Lead Free G: Halogen Free Lot Code</p>	<p>Date Code L: Lead Free G: Halogen Free Lot Code</p>
CDFN2030-8	<p>Date Code</p>	<p>Date Code</p>
X2DFN1410-8	-	<p>U2A</p>


## PIN CONFIGURATION



## PIN DESCRIPTION

PIN NO.				PIN NAME	DESCRIPTION
ULSF0101	ULSF0102	ULSF0102A	ULSF0108		
1	4	1	1	GND	Ground
2	3	2	2	$V_{REF\_A}$	Reference supply voltage
3	1, 2	3, 4	3 ~ 10	A <sub>n</sub>	Data port
4	7, 8	5, 6	11 ~ 18	B <sub>n</sub>	Data port
5	6	7	19	$V_{REF\_B}$	Reference supply voltage
6	5	8	20	EN	Switch enable input; connect to $V_{REF\_B}$ and pull-up through a high R(200K)

## ■ BLOCK DIAGRAM



## ■ FUNCTION TABLE

INPUT EN PIN	FUNCTION
H	$A_n = B_n$
L	H-Z

Note: EN is controlled by  $V_{REF\_B}$  logic levels.

## ■ ABSOLUTE MAXIMUM RATING (T<sub>A</sub>=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	RATINGS	UNIT
Input Voltage (Note 3)	V <sub>IN</sub>		-0.5 ~ 7	V
Input/output Voltage (Note 3)	V <sub>I/O</sub>		-0.5 ~ 7	V
Continuous channel current			128	mA
Input Clamp Current	I <sub>IK</sub>	V <sub>IN</sub> <0V	-50	mA
Storage Temperature Range	T <sub>STG</sub>		-65 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

## ■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input/output Voltage	V <sub>I/O</sub>		0		5.5	V
Reference Voltage	V <sub>REF_A/B/EN</sub>		0		5.5	V
Pass transistor current	I <sub>PASS</sub>				64	mA
Operating Temperature	T <sub>A</sub>		-40		+125	°C

## ■ ELECTRICAL CHARACTERISTICS (T<sub>A</sub>=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input clamp Voltage	V <sub>IK</sub>	I <sub>I</sub> =-18mA, V <sub>EN</sub> =0			-1.2	V
Input Leakage Current	I <sub>IH</sub>	V <sub>IN</sub> =5V, V <sub>EN</sub> =0			5	μA
Quiescent Supply Current	I <sub>CC</sub>	V <sub>REF_B</sub> =V <sub>EN</sub> =5.5V, V <sub>REF_A</sub> =4.5V or 1V, I <sub>O</sub> =0, V <sub>I</sub> =V <sub>CC</sub> or GND		6		μA
Input Capacitance	C <sub>IN</sub>	V <sub>I</sub> =3V or 0		11		pF
Off Capacitance	C <sub>IO(OFF)</sub>	V <sub>I</sub> =3V or 0, V <sub>EN</sub> =0		7		pF
Capacitance When Switch Is Enabled	C <sub>IO(ON)</sub>	V <sub>I</sub> =3V or 0, V <sub>EN</sub> =3V		16.5		pF
Switch On Resistance (Note 2)	R <sub>ON</sub>	V <sub>I</sub> =0, I <sub>O</sub> =64mA	V <sub>REF_A</sub> =3.3V, V <sub>REF_B</sub> =V <sub>EN</sub> =5V	7		Ω
			V <sub>REF_A</sub> =1.8V, V <sub>REF_B</sub> =V <sub>EN</sub> =5V	8		Ω
			V <sub>REF_A</sub> =1.0V, V <sub>REF_B</sub> =V <sub>EN</sub> =5V	9		Ω
		V <sub>I</sub> =0, I <sub>O</sub> =32mA	V <sub>REF_A</sub> =1.8V, V <sub>REF_B</sub> =V <sub>EN</sub> =5V	10		Ω
			V <sub>REF_A</sub> =2.5V, V <sub>REF_B</sub> =V <sub>EN</sub> =5V	11		Ω
		V <sub>I</sub> =1.8V, I <sub>O</sub> =15mA	V <sub>REF_A</sub> =3.3V, V <sub>REF_B</sub> =V <sub>EN</sub> =5V	8		Ω
		V <sub>I</sub> =1V, I <sub>O</sub> =10mA	V <sub>REF_A</sub> =1.8V, V <sub>REF_B</sub> =V <sub>EN</sub> =3.3V	12		Ω
		V <sub>I</sub> =0, I <sub>O</sub> =10mA	V <sub>REF_A</sub> =1.0V, V <sub>REF_B</sub> =V <sub>EN</sub> =3.3V	14		Ω
		V <sub>I</sub> =0, I <sub>O</sub> =10mA	V <sub>REF_A</sub> =1.0V, V <sub>REF_B</sub> =V <sub>EN</sub> =1.8V	16		Ω

Notes: 1. All typical values are at T<sub>A</sub>=25°C.

2. Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

## ■ SWITCHING CHARACTERISTICS


### For ULSF0101 / ULSF0102 / ULSF0102A

PARAMETER		SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Propagation Delay From Input (A or B) to Output (B or A)	Down	t <sub>PLH</sub>	V <sub>REF_A</sub> =2.3V, V <sub>REF_B</sub> =3.3V, V <sub>IH</sub> =3.3V, V <sub>IL</sub> =0, V <sub>M</sub> =1.15V	C <sub>L</sub> =50pF		1.7		ns
				C <sub>L</sub> =15pF		1.4		ns
			V <sub>REF_A</sub> =1.5V, V <sub>REF_B</sub> =2.5V, V <sub>IH</sub> =2.5V, V <sub>IL</sub> =0, V <sub>M</sub> =0.75V	C <sub>L</sub> =50pF		1.6		ns
				C <sub>L</sub> =15pF		1.5		ns
	Up		V <sub>REF_A</sub> =2.3V, V <sub>REF_B</sub> =3.3V, V <sub>IH</sub> =2.3V, V <sub>IL</sub> =0, V <sub>T</sub> =3.3V, V <sub>M</sub> =1.15V, R <sub>L</sub> =300Ω	C <sub>L</sub> =50pF		1.7		ns
				C <sub>L</sub> =15pF		1.6		ns
			V <sub>REF_A</sub> =1.5V, V <sub>REF_B</sub> =2.5V, V <sub>IH</sub> =2.5V, V <sub>IL</sub> =0, V <sub>T</sub> =2.5V, V <sub>M</sub> =0.75V, R <sub>L</sub> =300Ω	C <sub>L</sub> =50pF		2		ns
				C <sub>L</sub> =15pF		1.9		ns
Propagation Delay From Input (A or B) to Output (B or A)	Down	t <sub>PHL</sub>	V <sub>REF_A</sub> =2.3V, V <sub>REF_B</sub> =3.3V, V <sub>IH</sub> =3.3V, V <sub>IL</sub> =0, V <sub>M</sub> =1.15V	C <sub>L</sub> =50pF		7.7		ns
				C <sub>L</sub> =15pF		4.6		ns
			V <sub>REF_A</sub> =1.5V, V <sub>REF_B</sub> =2.5V, V <sub>IH</sub> =2.5V, V <sub>IL</sub> =0, V <sub>M</sub> =0.75V	C <sub>L</sub> =50pF		5.2		ns
				C <sub>L</sub> =15pF		5.1		ns
	Up		V <sub>REF_A</sub> =2.3V, V <sub>REF_B</sub> =3.3V, V <sub>IH</sub> =2.3V, V <sub>IL</sub> =0, V <sub>T</sub> =3.3V, V <sub>M</sub> =1.15V, R <sub>L</sub> =300Ω	C <sub>L</sub> =50pF		6.8		ns
				C <sub>L</sub> =15pF		6.5		ns
			V <sub>REF_A</sub> =1.5V, V <sub>REF_B</sub> =2.5V, V <sub>IH</sub> =2.5V, V <sub>IL</sub> =0, V <sub>T</sub> =2.5V, V <sub>M</sub> =0.75V, R <sub>L</sub> =300Ω	C <sub>L</sub> =50pF		5.3		ns
				C <sub>L</sub> =15pF		5.2		ns

### For ULSF0108


PARAMETER		SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Propagation Delay From Input (A or B) to Output (B or A)	Down	t <sub>PLH</sub>	V <sub>REF_A</sub> =2.3V, V <sub>REF_B</sub> =3.3V, V <sub>IH</sub> =3.3V, V <sub>IL</sub> =0, V <sub>M</sub> =1.15V	C <sub>L</sub> =50pF		1.8		ns
				C <sub>L</sub> =15pF		1.6		ns
			V <sub>REF_A</sub> =1.5V, V <sub>REF_B</sub> =2.5V, V <sub>GATE</sub> =2.5V, V <sub>IH</sub> =2.5V, V <sub>IL</sub> =0, V <sub>M</sub> =0.75V	C <sub>L</sub> =50pF		1.7		ns
				C <sub>L</sub> =15pF		1.6		ns
	Up		V <sub>REF_A</sub> =2.3V, V <sub>REF_B</sub> =3.3V, V <sub>IH</sub> =2.3V, V <sub>IL</sub> =0, V <sub>T</sub> =3.3V, V <sub>M</sub> =1.15V, R <sub>L</sub> =300Ω	C <sub>L</sub> =50pF		3.5		ns
				C <sub>L</sub> =15pF		2.9		ns
			V <sub>REF_A</sub> =1.5V, V <sub>REF_B</sub> =2.5V, V <sub>IH</sub> =2.5V, V <sub>IL</sub> =0, V <sub>T</sub> =2.5V, V <sub>M</sub> =0.75V, R <sub>L</sub> =300Ω	C <sub>L</sub> =50pF		2.8		ns
				C <sub>L</sub> =15pF		2.7		ns
Propagation Delay From Input (A or B) to Output (B or A)	Down	t <sub>PHL</sub>	V <sub>REF_A</sub> =2.3V, V <sub>REF_B</sub> =3.3V, V <sub>IH</sub> =3.3V, V <sub>IL</sub> =0, V <sub>M</sub> =1.15V	C <sub>L</sub> =50pF		8.8		ns
				C <sub>L</sub> =15pF		5.3		ns
			V <sub>REF_A</sub> =1.5V, V <sub>REF_B</sub> =2.5V, V <sub>GATE</sub> =2.5V, V <sub>IH</sub> =2.5V, V <sub>IL</sub> =0, V <sub>M</sub> =0.75V	C <sub>L</sub> =50pF		11.5		ns
				C <sub>L</sub> =15pF		6		ns
	Up		V <sub>REF_A</sub> =2.3V, V <sub>REF_B</sub> =3.3V, V <sub>IH</sub> =2.3V, V <sub>IL</sub> =0, V <sub>T</sub> =3.3V, V <sub>M</sub> =1.15V, R <sub>L</sub> =300Ω	C <sub>L</sub> =50pF		11.9		ns
				C <sub>L</sub> =15pF		6.7		ns
			V <sub>REF_A</sub> =1.5V, V <sub>REF_B</sub> =2.5V, V <sub>IH</sub> =2.5V, V <sub>IL</sub> =0, V <sub>T</sub> =2.5V, V <sub>M</sub> =0.75V, R <sub>L</sub> =300Ω	C <sub>L</sub> =50pF		14		ns
				C <sub>L</sub> =15pF		9.1		ns

## ■ TEST CIRCUIT AND WAVEFORMS




**LOAD CIRCUIT**

USAGE	SWITCH
Translating Up	S1
Translating Down	S2



**TRANSLATING UP**



**TRANSLATING DOWN**

- Notes:
1.  $C_L$  includes probe and jig capacitance.
  2. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_r \leq 2 \text{ ns}$ ,  $t_f \leq 2 \text{ ns}$ .
  3. The outputs are measured one at a time, with one transition per measurement.

## ■ DEVICE FUNCTIONAL MODES

For each channel (n), when either the An or Bn port is LOW, the switch provides a low impedance path between the An and Bn ports; the corresponding Bn or An port will be pulled LOW. The low  $R_{ON}$  of the switch allows connections to be made with minimal propagation delay and signal distortion.

When the signal is being driven from A to B and the An port is HIGH, the switch will be OFF and the Bn port will then driven to a voltage higher than  $V_{REF\_A}$  by the pullup resistor that is connected to the pull-up supply voltage ( $V_{PU\#}$ ). This functionality allows seamless translation between higher and lower voltages selected by the user, without the need for directional control.

Refer to Function table for a summary of device operation. For additional details on the functional operation of the UTC **ULSF010X** family of devices, see the Down Translation with the UTC **ULSF010X** Family and Up Translation with the UTC **ULSF010X** Family videos.

Table 1. Device Functionality

Signal Direction (Note 1)	Input State	Switch State	Functionality
A TO B (Up Translation)	A=LOW	ON (Low Impedance)	B-side voltage is pulled low through the switch to the A-side voltage
	A=HIGH	OFF (High Impedance)	B-side voltage is clamped at $V_{REF\_A}$ and then pulled up to the $V_{PU\#}$ supply voltage

Note: The downstream channel should not be actively driven through a low impedance driver, or else there may be bus contention.

## ■ TYPICAL APPLICATIONS

The UTC **ULSF010X** family has an EN input that is used to disable the device by setting EN LOW, placing all I/Os in the high-impedance state. Since the UTC **ULSF010X** family of devices are switch-type voltage translators, the power consumption is very low. UTC recommends always enabling the UTC **ULSF010X** family for bidirectional applications (I<sup>2</sup>C, SMBus, PMBus, or MDIO).

Table 2. Application Operating Condition

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reference Voltage A (Note 1)	$V_{REF\_A}$		0.95		4.5	V
Reference Voltage B	$V_{REF\_B}$		$V_{REF\_A} + 0.8$		5.5	V
Input Voltage on EN Pin	$V_{I(EN)}$		$V_{REF\_A} + 0.8$		5.5	V
Pull-Up Supply Voltage	$V_{PU}$		0		$V_{REF\_B}$	V

Note:  $V_{REF\_A}$  is required to be the lowest voltage level across all inputs and outputs.

The 200 k $\Omega$ , pull-up resistor is required to allow  $V_{REF\_B}$  to regulate the EN input and properly bias the device for translation. A filter capacitor on  $V_{REF\_B}$  is recommended. Also  $V_{REF\_B}$  and  $V_{I(EN)}$  are recommended to be 1.0V higher than  $V_{REF\_A}$  for best signal integrity.



## ■ TYPICAL APPLICATIONS (Cont.)

### Bidirectional Translation

For the bidirectional translation configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to  $V_{REF\_B}$  and both pins must be pulled up to the HIGH side  $V_{PU}$  through a pull-up resistor (typically 200 k $\Omega$ ). This allows  $V_{REF\_B}$  to regulate the EN input and bias the channels for proper translation. A filter capacitor on  $V_{REF\_B}$  is recommended for a stable supply at the device. The controller output driver can be push-pull or open-drain (pull-up resistors may be required) and the peripheral device output can be push-pull or open-drain (pull-up resistors are required to pull the Bn outputs to  $V_{PU}$ ).

If either output is push-pull, data must be unidirectional or the outputs must be tri-state and be controlled by some direction-control mechanism to prevent HIGH-to-LOW bus contention in either direction. If both outputs are open-drain, no direction control is needed.

When  $V_{REF\_B}$  is connected through a 200k $\Omega$  resistor to a 3.3V  $V_{PU}$  power supply and  $V_{REF\_A}$  is set 1.8 V, as shown in Figure Figure 1, the A1 and A2 channels have a maximum output voltage equal to  $V_{REF\_A}$ , and the B1 and B2 channels have has a maximum output voltage equal to  $V_{PU}$ .

### Pull-up Resistor Sizing

The pull-up resistor value needs to limit the current through the pass transistor when it is in the ON state to about 15mA. This ensures a voltage drop of 260mV to 350mV to have a valid LOW signal on the downstream channel. If the current through the pass transistor is higher than 15mA, the voltage drop is also higher in the ON state. To set the current through each pass transistor at 15mA, calculate the pull-up resistor value using the following equation:

$$R_{PU} = (V_{PU} - 0.35V) / 0.015A \quad (1)$$

Table 3 summarizes resistor values, reference voltages, and currents at 15mA, 10mA, and 3mA. The resistor value shown in the +10% column (or a larger value) should be used to ensure that the voltage drop across the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the UTC **ULSF010X** family device at 0.175V, although the 15mA applies only to current flowing through the UTC **ULSF010X** family device.

Table 3. Pull-up Resistor Values

$V_{DPU}$ (Note 1, 2)	15mA		10mA		3mA	
	NOMINAL( $\Omega$ )	+10%( $\Omega$ ) (Note 3)	NOMINAL( $\Omega$ )	+10%( $\Omega$ ) (Note 3)	NOMINAL( $\Omega$ )	+10%( $\Omega$ ) (Note 3)
5V	310	341	465	512	1550	1705
3.3V	197	217	295	325	983	1082
2.5V	143	158	215	237	717	788
1.8V	97	106	145	160	483	532
1.5V	77	85	115	127	383	422
1.2V	57	63	85	94	283	312

Notes: 1. Calculated for  $V_{OL}=0.35V$ .

2. Assumes output driver  $V_{OL}=0.175V$  at stated current.

3. +10% to compensate for  $V_{DD}$  range and resistor tolerance.

## ■ TYPICAL APPLICATION CIRCUIT




Figure 1. Typical Application Circuit for Open-Drain Translation (MDIO shown as an example)




Figure 2. 1.2 to 1.8V Level Translation with ULSF010X

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.