

# N-Channel Super Junction Power MOSFET III

### **General Description**

The series of devices use advanced trench gate super junction technology and design to provide excellent R<sub>DS(ON)</sub> with low gate charge. This super junction MOSFET fits the industry's AC-DC SMPS requirements for PFC, AC/DC power conversion, and industrial power applications.


#### **Features**

- New technology for high voltage device
- Low on-resistance and low conduction losses
- ●Small package
- ●Ultra Low Gate Charge cause lower driving requirements
- ●100% Avalanche Tested
- ●ROHS compliant

### **Application**

- Power factor correction (PFC)
- Switched mode power supplies(SMPS)
- Uninterruptible Power Supply (UPS)

V <sub>DS</sub>	650	V
R <sub>DS(ON) MAX</sub>	199	mΩ
I <sub>D</sub>	21	A



Schematic diagram

### **Package Marking And Ordering Information**

Device	Device Package	Marking		
NCE65T180V	DFN8×8	NCE65T180V		




Table 1. Absolute Maximum Ratings ( $T_c=25^{\circ}C$ )

DFN8×8

Parameter	Symbol	Value	Unit	
Drain-Source Voltage (V <sub>GS</sub> =0V)	V <sub>DS</sub>	650	V	
Gate-Source Voltage (V <sub>DS</sub> =0V), AC (f>1 Hz)	V <sub>GS</sub>	±30	V	
Continuous Drain Current at T <sub>C</sub> =25°C	I <sub>D (DC)</sub>	21	А	
Continuous Drain Current at T <sub>C</sub> =100°C	I <sub>D (DC)</sub>	13.2	А	
Pulsed drain current (Note 1)	I <sub>DM (pluse)</sub>	84	А	
Maximum Power Dissipation(T <sub>C</sub> =25℃)	P <sub>D</sub>	188	W	
Derate above 25°C		1.5	W/°C	
Single pulse avalanche energy (Note 2)	Eas	441	mJ	
Avalanche current <sup>(Note 1)</sup>	I <sub>AR</sub>	10.5	А	
Repetitive Avalanche energy , $t_{AR}$ limited by $T_{Jmax}$ (Note 1)	E <sub>AR</sub>	0.7	mJ	



Parameter	Symbol	Value	Unit
Drain Source voltage slope, V <sub>DS</sub> ≤480 V,	dv/dt	50	V/ns
Reverse diode dv/dt, $V_{DS} \le 480 \text{ V,I}_{SD} < I_{D}$	dv/dt	15	V/ns
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55+150	°C

<sup>\*</sup> limited by maximum junction temperature

### **Table 2. Thermal Characteristic**

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case (Maximum)	$R_{thJC}$	0.66	°C /W
Thermal Resistance, Junction-to-Ambient (Maximum)	$R_{thJA}$	62.5	°C /W

Table 3. Electrical Characteristics (TA=25°Cunless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
On/off states						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	650			V
Zero Gate Voltage Drain Current(Tc=25℃)	I <sub>DSS</sub>	V <sub>DS</sub> =650V,V <sub>GS</sub> =0V		0.05	1	μA
Zero Gate Voltage Drain Current(Tc=125℃)	I <sub>DSS</sub>	V <sub>DS</sub> =650V,V <sub>GS</sub> =0V			100	μΑ
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V			±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =250μA	3	3.5	4	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =10.5A		170	199	mΩ
Dynamic Characteristics	-					
Forward Transconductance	<b>g</b> FS	V <sub>DS</sub> = 20V, I <sub>D</sub> = 10.5A		16		S
Input Capacitance	C <sub>lss</sub>	V 50VV 0V		2250		PF
Output Capacitance	C <sub>oss</sub>	$V_{DS}$ =50V, $V_{GS}$ =0V,		83		PF
Reverse Transfer Capacitance	C <sub>rss</sub>	F=1.0MHz		1.6		PF
Total Gate Charge	Qg	dg		36		nC
Gate-Source Charge	$Q_gs$	V <sub>DS</sub> =480V,I <sub>D</sub> =21A,		14		nC
Gate-Drain Charge	$Q_{gd}$	- V <sub>GS</sub> =10V		8.5		nC
Switching times						
Turn-on Delay Time	$t_{d(on)}$			11		nS
Turn-on Rise Time	t <sub>r</sub>	V <sub>DD</sub> =380V,I <sub>D</sub> =11A,		6		nS
Turn-Off Delay Time	$t_{d(off)}$	$R_G=4\Omega, V_{GS}=10V$		61		nS
Turn-Off Fall Time	t <sub>f</sub>			4.5		nS
Source- Drain Diode Characteristics						
Source-drain current(Body Diode) I <sub>SD</sub>		T 05°0			21	Α
Pulsed Source-drain current(Body Diode)	I <sub>SDM</sub>	- T <sub>C</sub> =25°C			84	Α
Forward on voltage	V <sub>SD</sub>	T <sub>j</sub> =25°C,I <sub>SD</sub> =21A,V <sub>GS</sub> =0V		0.9	1.3	V
Reverse Recovery Time	t <sub>rr</sub>			310		nS
Reverse Recovery Charge	Q <sub>rr</sub>	T <sub>j</sub> =25°C,I <sub>F</sub> =21A,di/dt=100A/μs		5		uC
Peak Reverse Recovery Current	I <sub>rrm</sub>	1		28		Α

 $Notes\ 1. \\ \textit{Repetitive Rating: Pulse width limited by maximum junction temperature}$ 

 $<sup>\</sup>textbf{2.} \ \, \textbf{T}_{j}\text{=}25\,^{\circ}\text{C}, \textbf{V}_{DD}\text{=}50 \text{V}, \textbf{V}_{G}\text{=}10 \text{V}, \, \textbf{R}_{G}\text{=}25 \Omega$ 



### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS (curves)

Figure 1. Safe operating area




Figure 3. Source-Drain Diode Forward Voltage




Figure 5. Transfer characteristics




Figure 2. Transient Thermal Impedance




Figure 4. Output characteristics





Figure 6. Static drain-source on resistance



Wuxi NCE Power Co., Ltd Page 3 http://www.ncepower.com v1.0



Figure 7. R<sub>DS(ON)</sub> vs Junction Temperature




Figure 8. BV<sub>DSS</sub> vs Junction Temperature




Figure 9. Maximum  $I_{\text{D}}$  vs Junction Temperature






Figure 10. Gate charge waveforms



v1.0


Figure11. Capacitance







# **Test circuit**


### 1) Gate charge test circuit & Waveform







### 2) Switch Time Test Circuit:





### 3) Unclamped Inductive Switching Test Circuit & Waveforms






v1.0



# **DFN 8×8 Package Information**



DIM	MIN	NOM	MAX	NOTES
Α	0.75	0.85	0.95	1.0 DIMENSIONING & TOLERANCEING CONFIRM TO ASME Y14.5M-1994
A1	0.00		0.05	
A3	0.10	0.20	0.30	<ol> <li>2.0 ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.</li> </ol>
b	0.90	1.00	1.10	
D	7.90	8.00	8.10	3.0 DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.90mm AND 1.10mm FROM TERMINAL TIP.
E	7.90	8.00	8.10	2 SPORTS AND ELECTRON CONTROL MENT AND
D2	7.10	7.20	7.30	4.0 DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.
E1	2.65	2.75	2.85	
E2	4.25	4.35	4.45	5.0 COPLANARITY APPLIES TO THE EXPOSED HEAT SLUG AS WELL AS THE TERMINAL.
e		2.00 BSC		
L	0.40	0.50	0.60	6.0 RADIUS ON TERMINAL IS OPTIONAL.
aaa		0.10		
ggg		0.05		
ccc		0.05		
fff		0.05		



#### ATTENTION:

- Any and all NCE products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your NCE representative nearest you before using any NCE products described or contained herein in such applications.
- NCE assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all NCE products described or contained herein.
- Specifications of any and all NCE products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- NCE Power Semiconductor CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all NCE products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of NCE Power Semiconductor CO.,LTD.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. NCE believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the NCE product that you intend to use.
- This catalog provides information as of Mar. 2010. Specifications and information herein are subject to change without notice.