

Clock OSC

SG3225EAN

Product name SG3225EAN 644.531250MHz KJGA
 Product Number / Ordering code X1G0042510138xx

Please refer to the 9.Packing information about xx (last 2 digits)

Output waveform LV-PECL

Pb free / Complies with EU RoHS directive

Reference weight Typ. 25 mg

1.Absolute maximum ratings


Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions / Remarks
Maximum supply voltage	V _{cc-GND}	-0.3	-	+4	V	0
Storage temperature	T _{stg}	-40	-	+125	°C	Storage as single product
Input voltage	V _{in}	-0.3	-	V _{cc} +0.3	V	ST or OE Terminal

2.Specifications(characteristics)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions / Remarks
Output frequency	f ₀		644.5313		MHz	
Supply voltage	V _{cc}	2.25	-	3.63	V	-
Operating temperature	T _{use}	-40	-	+85	°C	-
Frequency tolerance	f _{tol}	-50	-	50	x10 ⁻⁶	-
Current consumption	I _{cc}	-	-	65	mA	OE = V _{cc} , L _{ECL} = 50 ohm
Stand-by current	I _{std}	-	-	-	mA	-
Disable current	I _{dis}	-	-	20.0	mA	OE=GND
Symmetry	SYM	45	-	55	%	At output crossing point
Output voltage(LV-PECL)	V _{OH}	V _{cc} -1.0	-	-	V	-
	V _{OL}	-	-	V _{cc} -1.62	V	-
Output load condition(ECL)	L _{ECL}	-	50	-	Ω	Terminated to V _{cc} - 2.0V
Input voltage	V _{IH}	70% V _{cc}	-	-		OE Terminal
	V _{IL}	-	-	30% V _{cc}		OE Terminal
Rise time	t _r	-	-	350	ps	At 20% to 80% output swing
Fall time	t _f	-	-	350	ps	At 20% to 80% output swing
Start-up time	t _{str}	-	-	3	ms	-
Jitter	t _{DJ}	-	7.3	-	ps	Deterministic Jitter V _{cc} =2.5V
	T _{RJ}	-	1.2	-	ps	Random Jitter V _{cc} =2.5V
	t _{RMS}	-	3.8	-	ps	δ(RMS of total distribution) V _{cc} =2.5V
	t _{p-p}	-	23.3	-	ps	Peak to Peak V _{cc} =2.5V
	t _{acc}	-	1.3	-	ps	Accumulated Jitter(δ) n=2 to 50000 cycles V _{cc} =2.5V
Phase jitter	t _{pJ}	-	0.43	-	ps	Offset Frequency: 12kHz to 20MHz V _{cc} =2.5V
Phase noise	L(f)	-	-29	-	dBc/Hz	Offset 1Hz V _{cc} =2.5V
		-	-64	-	dBc/Hz	Offset 10Hz V _{cc} =2.5V
		-	-94	-	dBc/Hz	Offset 100Hz V _{cc} =2.5V
		-	-107	-	dBc/Hz	Offset 1kHz V _{cc} =2.5V
		-	-117	-	dBc/Hz	Offset 10kHz V _{cc} =2.5V
		-	-123	-	dBc/Hz	Offset 100kHz V _{cc} =2.5V
		-	-122	-	dBc/Hz	Offset 1MHz V _{cc} =2.5V
Frequency aging	f _{age}	-5	-	5	x10 ⁻⁶ /Year	@ +25°C first year

3. Test circuit


1) To observe waveform and current (case 1)



* The lines from OUT and $\overline{\text{OUT}}$ pin are same length.

* To measure the disable current, OE pin is connected to GND

2) To observe waveform and current (case 2)



* The lines from OUT and $\overline{\text{OUT}}$ pin are same length.

* To measure the disable current, OE pin is connected to GND

3) Measurement condition

A) Oscilloscope

- Bandwidth should be 5 times higher than DUT's output frequency (4 GHz).
- Probe ground should be placed closely from test point and lead length should be as short as possible.

B) By-pass capacitor 1 (approx. 0.01 μF to 0.1 μF) places closely between Vcc and GND.


C) By-pass capacitor 2 (approx. 10 μF) places closely between power supply terminals on the board.

D) Use the current meter whose internal impedance value is small.


E) Power supply

- Start up time (0 Vg90 %Vcc) of power source should be more than 150 μs and slew rate should be less than 19.8 mV/ μs .
- Impedance of power supply should be as low as possible.

4. Timing chart




5. External dimensions (Unit: mm)



Pin	Connection
1	OE
2	N.C.
3	GND
4	OUT
5	OUT
6	VCC

OE pin = "H" or "open" : Specified frequency output.
 OE pin = "L" : Output is high impedance.
 #2 pin connection = GND is acceptable.
 The metal cap is connected to #3 pin.

6. Footprint (Recommended) (Unit: mm)




To maintain stable operation, provide a 0.01μF to 0.1μF bypass capacitor at a location as near as possible to the power source terminal of the crystal product (between Vcc - GND).

7. Reflow profile

Reflow condition (Follow of JEDEC STD-020D.01)

Temperature [°C]





8.Example of schematic layout

This figure shows an example of this product's application schematic.

As with any high speed analog circuitry, the power supply pins for this device are vulnerable to noise. In order to achieve optimum jitter performance, power isolation with filter device is required for power supply pins.

In order to achieve best performance of the power isolation filter, it is recommended that the filter composing devices is placed on the device side of the PCB as close to the power pins as possible. The component value of this filter is just an example, it may have to be adjusted.





- * By-pass capacitor (approx. 0.01 μF to 0.1 μF) places closely between Vcc and GND.
- * By-pass capacitor (approx. 10 μF) places closely between power supply terminals on the board.
- * Please design the two output lines by characteristic impedance 50 Ω and same length, and try to make the output lines as short as possible.
- * Terminators place near the input device.

9. Packing information

[1] Product number last 2 digits code(xx) description

The recommended code is "00"

X1G0042510138xx

Code	Condition	Code	Condition
01	Any Q'ty vinyl bag(Tape cut)	13	500pcs / Reel
11	Any Q'ty / Reel	14	1000pcs / Reel
12	250pcs / Reel	00	2000pcs / Reel


(1) Tape dimensions

Material of the Top Tape : PET+PE

[illegible]

Center material : PS

Material of the Reel : PS



10. Notice

- This material is subject to change without notice.
- Any part of this material may not be reproduced or duplicated in any form or any means without the written permission of Seiko Epson.
- The information about applied circuitry, software, usage, etc. written in this material is intended for reference only. Seiko Epson does not assume any liability for the occurrence of infringing on any patent or copyright of a third party. This material does not authorize the licensing for any patent or intellectual copyrights.
- When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- You are requested not to use the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes. You are also requested that you would not make the products available to any third party who may use the products for such prohibited purposes.
- These products are intended for general use in electronic equipment. When using them in specific applications that require extremely high reliability, such as the applications stated below, you must obtain permission from Seiko Epson in advance.
 - / Space equipment (artificial satellites, rockets, etc.)
 - / Transportation vehicles and related (automobiles, aircraft, trains, vessels, etc.)
 - / Medical instruments to sustain life
 - / Submarine transmitters
 - / Power stations and related
 - / Fire work equipment and security equipment
 - / Traffic control equipment
 - / And others requiring equivalent reliability.
- All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective.

11. Contact us

<http://www5.epsondevice.com/en/contact/>